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ABSTRACT 
 
 
 
 
Nowadays, digital device is very important to all the people in this world. The 
high speed operation and less space and energy required had made the digital devices 
more preferred. This project is to design digital system which performed fixed point 
Booth Multiplier where the design system would be developed using hardware 
description language (HDL), in this case, VHDL (VHSIC Hardware Description 
Language), VHSIC stands for Very High Speed Integrated Circuit. The Software used 
would be Xilinx ISE 10.1 which is the software used to designed digital system for Xilinx 
manufactured FPGA board. The algorithm to design the system is Booth Multiplier 
Algorithm. The designed digital system will receive two 16 bits input and processes it to 
create a 32 bits output with the value of the multiplied inputs data value. Finally, it is 
proven that the system created can calculate and yield a fixed point multiplied output of 
the input value. 
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ABSTRAK 
 
 
 
 
Pada masa kini, alat digital sangat penting kepada masyarakat sedunia. Operasi 
berkelajuan tinggi dengan ruang yang kecil serta tenaga yang sedikit membuatkan alat 
digital lebih digemari ramai. Projek ini adalah untuk mereka alat digital yang berfungsi 
sebagai integer Pendaraban Booth di mana sistem digital tersebut akan dihasilkan 
menggunakan bahasa penggambaran perkakasan (HDL), di dalam kes ini, VHDL( 
VHSIC bahasa penggambaran perkakasan), VHSIC bermaksud litar integrasi berkelajuan 
tinggi. Pengatur cara computer yang digunakan adalah Xilinx ISE 10.1 dimana pengatur 
cara computer tersebut digunakan untuk mereka sistem digital untuk Xilinx menubuhkan 
papan FPGA. Algoritma yang digunakan untuk mereka sistem digital ini adalah 
Algoritma Pendaraban Booth. Sistem digital tersebut akan menerima dua 16 bit masukan 
dan diproses untuk mengeluarkan 32 bit keluaran dengan nilai masukan yang telah 
didarabkan. Akhirnya, system yang telah direka ini terbukti dapat mengira dan 
mengeluarkan nilai keluaran dalam integer daripada hasil pendaraban nilai masukan. 
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CHAPTER 1 
 
 
 
 
INTRODUCTION 
 
 
 
 
1.1 Overview  
 
 
Digital system nowadays became an important system in this modern era. 
Analog system was replaced by digital system because digital system can do their 
processes with high speed operation, less space and energy required. This event happen 
after the big contribution of the digital system which most commonly used no matter in 
one’s daily life or in industrial field. Due to the crucial developing of digital system, we 
cannot deny that the system is very important for now and future.  
 
VHDL which stand for “Very high speed integrated circuit Hardware 
Description Language” is one of the common techniques for the digital system 
developing process. The technique is done by program using certain software as a 
platform which also can perform simulation and analysis of the designed system. The 
designer only need to describe his digital circuit design in textual form which can erased 
 2 
without the effort to alter the hardware. The programming language is different 
compared to other programming language such as C++ language.  
 
VHDL is more preferred because this technique can reduce cost and time, easy to 
troubleshoot, portable, a lot of platform software support the VHDL function and high 
references availability.  
 
 
 
 
1.2 Project Objective 
 
 
The objective of this project is to design a digital multiplier using Booth 
Multiplier Algorithm in VHDL. 
 
 
 
 
1.3 Project Scope 
 
 
1. The input will be in 16 bits multiply by 16 bits which will produce 32 bits of 
accurate multiplied answer. 
2. The input and output of the system will only process and produce fixed point value. 
3. The system also can accept negative value which is called sign number. 
4. VHDL (Very high speed integrated circuit Hardware Description Language) is used 
as the language for the system. 
5. All the process will be running using Xilinx ISE 10.1 software which means the 
process is simulation only without any hardware implementation.  
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1.4 Problem Statement 
 
 
As we know, digital system has been used in daily life or industrial field 
nowadays because of the benefits compared with analog system. Due to crucial 
developing of digital system, many new complex digital devices had been design. Some 
of the devices are called microprocessor, microcontroller or microchip. It is very 
important to have a very high speed performance in all the devices. Multiplier is one of 
the most important parts in the devices which can affect the performance of the devices. 
 
 So, the high speed and efficient multiplier system is important for the designers 
of microprocessor, microcontroller and others digital devices. As we know, 
multiplication operation is not hard to do in decimal number. But, to do the operation in 
binary number (which used in digital system) is very complex operation. 
 
 This project is being done to help create a prototype of digital system design that 
can operate as multiplier operation that would be implemented into microprocessor, 
microcontroller and other digital devices.  
 
 
 
 
1.5 Project Contribution 
 
 
A prototype of 16 bits inputs multiply by 16 bits inputs multiplier using Booth 
Multiplier Algorithm with accurate 32 bits of output. The prototype is using Xilinx ISE 
10.1 software as a platform to design the system which using VHDL as the language for 
designing process.   
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1.6 Thesis Organization 
 
 
This thesis is organized into five chapters. The first chapter introduced the 
overview, objective, scope and contribution of this project.  
 
 Chapter 2 present the related reference studied that being used to do this project. 
Booth Multiplier Algorithm is also introduced in this chapter.  
  
 Chapter 3 would explain about the project methodology which clearly explained 
about how this project is planned and organized in completing the project.  
 
 Chapter 4 presents the result for the system designed and discussion of overall 
result.  
 
 In the final chapter, the project research is summarized and the recommendations 
for future works are presented here. Costing and commercialization also included in this 
chapter.  
 
 
 
 
 
 
 
 
 
 
 
 
 
  
 
CHAPTER 2 
 
 
 
 
LITERATURE REVIEW 
 
 
 
 
2.1 Introduction 
 
 
In this chapter, all the literature review that is important to this project will be 
represent The literature review will include Booth Multiplier Algorithm (with procedure 
and example), VHDL and Xilinx Integrated Environment (ISE) 10.1 software. The detail 
of those will be discussed in this chapter. 
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2.2 Booth Multiplier Algorithm 
 
 
Table 2.1 show that the Booth Multiplier Algorithm Rules, which very important 
for this project. The algorithm rules give a procedure for multiplying binary integers in 
signed –2’s complement representation. 
 
 
            Table 2.1: Booth Multiplier Algorithm Rules 
Xi Xi-1 Operation 
0 0 Shift Only 
1 1 Shift Only 
1 0 Add (-A) & Shift 
0 1 Add (A) & Shift 
 
 
    
 
2.2.1 Procedure and Example 
 
 
The following example will illustrate how to apply the algorithm to get the exact 
value of multiplication of 210 multiply by (-410). 
 
 
 Step 1: Making The Booth Table. 
 
i) Change the decimal value to binary value. For the negative 
decimal value, 2’s complement method is used to get the binary 
value (Figure 2.1). 
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210  = 00102 
-410 = 11002 
 
Figure 2.1: Changing value 
from decimal to binary 
 
ii) Let A = -410 = 11002 (multiplier)  
Let X = 210 = 00102 (multiplicand) 
 
iii) Load A and X value into the Table 2.2. The additional 4 bits 
(0000) and 4 cycles (operation) is required because A and X are in 
4 bits binary value. 
 
Table 2.2: Booth Table (Step 1) 
 Bits Number (i)      
 4 3 2 1      
A 1 1 0 0      
X 0 0 1 0 Additional Bits  
     0 0 0 0  
                 Cycle 1 
                 Cycle 2 
                 Cycle 3 
                 Cycle 4 
 
 
 Step 2: Identify Operation. 
 
i) The Booth Multiplier Algorithm Rules is applied depend on 
number of cycle. 
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ii) When cycle 1, value i will be same as the number cycle (Figure 
2.2). 
 
For Cycle 1: 
(cycle 1) = (i  = 1) 
When i = 1, X(1) and X(0) is identified using the rules 
X(0) is assumed 0 
From the rules, when X(1) = 0 and X(0) = 0,  
The operation is shift only. 
                  Figure 2.2: Cycle 1 calculation (Step 2) 
 
iii) Repeat the step until i = Bits number (Maximum) as shown in 
Figure 2.3, 2.4 and 2.5. 
 
 
For Cycle 2: 
(cycle 2) = (i = 2) 
When i = 2, X(2) and X(1) is identified using the rules 
X(2) = 1 and X(1) = 0 
From the rules, when X(2) = 1 and X(1) = 0 
The operation is Add (-A) and Shift. 
             Figure 2.3: Cycle 2 calculation (Step 2) 
 
For Cycle 3: 
(cycle 3) = (i = 3) 
When i = 3, X(3) and X(2) is identified using the rules 
X(3) = 0 and X(2) = 1 
From the rules, when X(3) = 0 and X(2) = 1 
The operation is Add A and Shift 
               Figure 2.4: Cycle 3 calculation (Step 2) 
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For Cycle 4: 
(cycle 4) = (i = 4) = Maximum Bits Number 
When i = 4, X(4) and X(3) is identified using the rules 
X(4) = 0 and X(3) = 0 
From the rules, when X(4) = 0 and X(3) = 0 
The operation is Shift only. 
               Figure 2.5: Cycle 4 calculation (Step 2) 
 
iv) Load all the identified operation into the table as shown in Table 
2.3. 
 
Table 2.3: Booth Table (Step 2) 
 
 
 Step 3: Operation Executed. 
 
i) The operation will be done in order from cycle 1 until cycle 4. 
 
ii) Every answer that we get after every operation is done is used as 
initial data to do the next operation as shown in Figure 2.6, 2.7, 
2.8 and 2.9. 
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For Cycle 1: 
The operation is Shift only 
Assume initial data is 0000 
Because there is no answer (data) from the previous operation 
0  0  0  0
0  0  0  0  0
Insert to 
additional 
bits
Initial Data
After Shifting
                  Figure 2.6: Cycle 1 calculation (Step 3) 
 
 
iii) Load the data into the table as shown in Table 2.4. 
 
Table 2.4: Booth Table (Step 3) 
 
 
iv) Repeat the same step until the four cycles is completed as shown 
in Figure 2.7, 2.8 and 2.9. 
 
 
 
 
 11 
 
For Cycle 2: 
The operation is Add (-A) & Shift 
Initial data = 00000 and A = 1100 
–A = 0100 (2’s complement) 
 
 
0  0  0  0  0Initial Data
0  1  0  0  -A +
0  1  0  0  0  
0  0  1  0  0  0  
Adding
Shifting
 
            Figure 2.7: Cycle 2 calculation (Step 3) 
 
 
For Cycle 3: 
The operation is Add A & Shift 
Initial data = 001000 and A = 1100 
 
0  0  1  0  0  0Initial Data
1  1  0  0  A +
1  1  1  0  0  0  
1  1  1  1  0  0  0  
Adding
Shifting
 
             Figure 2.8: Cycle 3 calculation (Step 3) 
 
